期刊文献+

利用正多项式响应曲面模型实现模拟电路参数自动生成 被引量:2

Generation of Polynomial Response Surface Models for Sizing of an Analog IC
下载PDF
导出
摘要 提出一种基于仿真的模拟电路参数自动生成方法,通过利用模拟电路性能仿真数值结果生成描述电路性能与电路参数之间关系的正多项式响应曲面模型(polynomial response surface models),再利用若干性能曲面模型协同求出满足全部性能要求的模拟电路的参数配置.这种方法的本质是将电路参数化问题转化为几何规划(geometric program)问题,为线性或非线性电路生成达到Spice器件仿真级精度的性能正多项式响应曲面.文中提出的正多项式响应曲面模型的待求参数包括正实数系数和任意实数指数,其回归分析过程中如果模型无法满足精度要求,可通过自动修改模型的多项式结构最终获得理想结果.最后以运算放大器电路为例,生成精确描述电路性能的正多项式响应曲面模型,并通过若干正多项式响应曲面模型得到满足性能要求的参数配置. This paper presents a new method for analog circuit sizing to generate polynomial response surface models of the performance characteristics of an analog IC. This method generates a performance model with SPICE device-level accuracy for linear or nonlinear circuits and composes a geometric program that fully describes the analog circuit sizing problem. The unknown parameters of the polynomial response surface models are positive changeable to realize the limits of precision. Results validate the surface models for an op-amp circuit. real coefficients and random real exponents. And this model is effectiveness of this approach to generate polynomial response
作者 高雪莲 石寅
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第11期2241-2247,共7页 半导体学报(英文版)
关键词 模拟电路 参数生成 凸问题 正多项式响应曲面模型 几何规划 正多项式表达式 analog circuit sizing convex problem polynomial response surface models geometric program polynomial format
  • 相关文献

参考文献12

  • 1Lai J C,Kueng J S. ADOPT-A CAD tool for analog circuit design. IEEE Circuits and Devices Magazine, 1988,4(2): 29. 被引量:1
  • 2Tarralba A,Chavez J. FASY: A fuzzy-logic based tool for analog synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996,15(7): 705. 被引量:1
  • 3Duffin R J, Zener C,Peterson E L. Geometric programming:theory and application. New York:John Wiley&Sons, 1967. 被引量:1
  • 4Mandal P, Visvanathan V. CMOS op-amp sizing using a geometric programming formulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(1): 22. 被引量:1
  • 5Hershenson M, Boyd S P, Lee T H. Optimal design of a CMOS op-amp via geometric programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(1):1. 被引量:1
  • 6Boyd S, Vandenberghe L. Convex optimization. London: Cambridge University Press,2003. 被引量:1
  • 7Daems W,Gielen G,Sansen W. A fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition,2002:268. 被引量:1
  • 8Deams W, Gielen G, Sansen W. An efficient optimization-based technique to generate polynomial performance models for analog integrated circuits. Proceedings of the Design, Automation Conference and Exhibition, 2002: 431. 被引量:1
  • 9Eeckelaert T,Daems W, Gielen G, et al. Generalized posynomial performance modeling. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2003:250. 被引量:1
  • 10MontgomeryDC.实验设计与分析[M].北京:中国统计出版社,1998.. 被引量:6

共引文献5

同被引文献25

  • 1游海龙,贾新章,张小波,董萍.试验设计与仿真相结合构造集成电路元模型的方法研究[J].电子学报,2006,34(6):1159-1162. 被引量:4
  • 2李清华,邵志标,耿莉.高频单片DC/DC转换器中双层平面电感的优化[J].西安电子科技大学学报,2007,34(2):322-326. 被引量:1
  • 3DELORME N. Inductance and capacitance analytic formulas for VLSI interconnects [J]. Electronics Letters, 1996, 32(11): 996-997. 被引量:1
  • 4ALLENPE,HOLBERGDR.CMOS模拟集成电路设计[M].2版.冯军,译.北京:机械工业出版社,2005. 被引量:1
  • 5WU Hui, HAJIMIRI A. Silicon-based distributed voltage controlled oscillators [J]. IEEE Journal of Solid- State Circuits, 2001, 36(3) : 493 - 502. 被引量:1
  • 6HAJIMIRI A, LIMOTYRAKIS S, LEE T. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits, 1999, 34(6) : 790 - 804. 被引量:1
  • 7WHITE C, HAJIMIRI A. Phase noise in distributed oscillators[J]. IEEE Electronics Letters, 2002,38 (23) : 1453 - 1454. 被引量:1
  • 8BOYD S, KIM S J, VANDENBERGHE L, et al . GGPLAB[CP/OL]. http.. //www. stanford, edu/- boyd/ggplab. 被引量:1
  • 9WOOD J, EDWARDS T C, LIPA S. Rotary travelingwave oscillator arrays: a new clock teehnology[J]. IEEE Journal of Solid-state Circuits, 2001, 36(11) : 1654 - 1665. 被引量:1
  • 10YU Zheng-tao, LIU Xun. Power analysis of rotary clock [C]//Proceedings of the IEEE Computer Society Annual Symposium on VLSI. Tampa, FL, USA: IEEE, 2005: 150 - 155. 被引量:1

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部