期刊文献+

一种有效的系统芯片串扰故障激励检测模型 被引量:2

An Efficient Fault Model for Crosstalk on System-on-Chip Interconnects
下载PDF
导出
摘要 目前的系统芯片(SOC)制造技术已经进入了深亚微米时代,由于系统芯片内部信号传输线发生串扰而导致系统功能失效的串扰故障问题不容忽视。文中在对系统芯片中信号传输线的串扰产生性质进行深入研究的基础上,提出一种简单有效的系统芯片串扰故障激励检测模型——基于搜索的MAF模型。对使用这种串扰故障激励模型的效率和已有的MAF模型进行了对比。结果显示在串扰较弱时,其所需的检测矢量数和已有的MAF模型相当;而在串扰较严重时,这种新的串扰故障激励检测模型只需较少的激励检测矢量即可以完成对所有串扰故障的激励检测。 As System-on-Chip (SOC) manufacture technology moves into deep submicron (DSM) ear, crosstalk faults between interconnections of a SOC result in improper function of th chip. This problem currently is becoming more and more severe. In this paper, we presented a simple and efficient fault model—Search-Based Maximal Aggressor Fault (SB-MAF) model to stimulate and detect crosstalk faults based on the in-depth research of the property of crosstalk fault. The respective efficiency of using the presented model and the MAF model is given in the paper. The results of simulation show that two models' efficiency is comparative when crosstalk is weak. However, the efficiency of the presented model in this paper is obviously improved compared to the MAF model when there are strong crosstalk effects between interconnects of a SoC.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2005年第2期235-240,共6页 Research & Progress of SSE
基金 国家自然科学基金资助项目(No.90207020)
关键词 串扰激励模型 系统芯片 HSPICE fault model for crosstalk System-on-Chip(SoC) HSPICE
  • 相关文献

参考文献10

  • 1Nordholz P,Treytanar D,Otterstedt J,et al.Signal integrity problems in deep submicron arising from interconnects between cores[A].Proceedings IEEE VLSI Test Symposium[C],1998:28-33. 被引量:1
  • 2Avant! Corporatin,"Star-Hspice Manual",2001.4. 被引量:1
  • 3Zhou H,Wang D F.Global routing with crosstalk constrains[A].Proceedings 1998 design and Automation conference 35 th DAC[C],1998:374-377. 被引量:1
  • 4Chen Z,Koren I.Crosstalk minimization in three-layer HVH channel routing[A].Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI System[C],1997:38-42. 被引量:1
  • 5Rahmat K, Neves J, Lee J. Methods for calculating coupling noise in early design:a comparative analysis [A].Proceedings international Conference on Computer design VLSI in Computers and Processors[C],1998:76-81. 被引量:1
  • 6Lee K T,Nordquist C,Abraham J.Automatic test "pattern generation for crosstalk glitches in digital circuits"[A].Proceedings IEEE VLSI Test Symposium[C],1998:34-39. 被引量:1
  • 7Itazaki N,Matsumoto Y,Kinoshita K.An algorithmic "test generation method for crosstalk faults in synchronous sequential circutis"[A].Proceedings Sixth Asian Test Symposium[C],1997:22-27. 被引量:1
  • 8Cuviello M,Dey S,Bai X,et al.Fault modeling and simulation for crosstalk in system-on-chip interconnects[A].IEEE/ACM International Conference on Computer-Aided Design[C],1999:297-303. 被引量:1
  • 9Bai X,Dey S,Rajski J.Self-test Methodoloyg for at-speed test of crosstalk in chip interconnects[A].Proceedings 37th Design Automation Conference[C],2000:619-624. 被引量:1
  • 10Chen W,Gupta S K,Breuer M A.Analytic models for crosstalk delay and pulse analysis under non-ideal input[C].Proceedings IEEE International Test Conference,1997:809-818. 被引量:1

同被引文献17

  • 1沈培福,李华伟.针对线间串扰现象的静态定时分析[J].计算机工程与科学,2005,27(4):25-28. 被引量:2
  • 2袁海英,陈光.模拟电路的可测性及故障诊断方法研究[J].电子测量与仪器学报,2006,20(5):17-20. 被引量:17
  • 3YOUNGKYU K, YANG M H, YOUNGKYU E An effective test pattern generation for testing signal integrity[A]. Proceedings of the 15th Asian Test Symposium, 2006. 279-284. 被引量:1
  • 4ATTARHA A, NOURANI M.Test pattern generation for signal integrity faults on long interconnects[A]. Proceedings 20th IEEE VLSI Test Symposium, 2002: 336-341. 被引量:1
  • 5YUNGSEON E, EISENSTAD W R, JU Y J, et al. A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design[J]. IEEE Transactions on Electron Devices, 2000, 47(1): 129-140. 被引量:1
  • 6CUVIELLO M, DEY S, BAI X L.Fault modeling and simulation for crosstalk in system-on-chip interconnects[A]. IEEE/ACM International Conference on Computer-Aided Design, 1999. 297-303. 被引量:1
  • 7AHMED N, TEHRANIPOUR M, NOURANI M. Extending JTAG for testing signal integrity in SoCs[A]. Proceedings of the Design Automation and Test in Europe Conference and Exhibition, 2003:218-223. 被引量:1
  • 8TEHRANIPOUR M H, AHMED N, NOURANI M. Multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity[A]. IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2003: 554-559. 被引量:1
  • 9Itazaki N ,Matsumoto Y,Kinoshita K.An algorithmic test generation method for crosstalk faults in synchronous sequential circuits[C].In:Proceedings Sixth Asian Test Symposium,1997:22~27 被引量:1
  • 10Weiyu Chen,Gupta S K,Breuer M A.Test generation in VLSI circuits for crosstalk noise[C].In:Proceedings IEEE International Test Confer-ence, 1997:641~650 被引量:1

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部