1Hsiang-ling Li and Chaitali Chakrabarti. A New Architecture for the Viterbi Decoder for Code Rate k/n. IEEE Tran.Commun, vol.44, no.2, Feb.1996. 被引量:1
2Ming-Bo Lin. New Path History Management Circuits for Viterbi Decoders. IEEE Tran.Commun, vol.48, no.10,Oct.2000. 被引量:1
3I. Kang A.N. Willson, Jr, "A low-power state-sequential Viterbi decoder for CDMA digital cellular applications," Conference-Paper, ISCAS 96 (Cat No.96CH35876). IEEE, New York NY, USA; 4 vol.(xlviii+692+801+612+845)pp. p.272-275 vol.4 1996. 被引量:1
4S.Linand D J.Costello.差错控制编码基础和应用.人民邮电出版社,1981. 被引量:1