期刊文献+

IC优化设计及其成品率预测 被引量:3

Optimization Design and Yield Forecast for IC
下载PDF
导出
摘要 IC成品率是与电路性能和制造成本及制造效益紧密相关的一个重要因素,在进行IC优化设计时,可将成品率与制造效益作为协调各性能指标的优化目标。针对这一问题,本文完善了IC成品率效益协调优化设计模型,提出了一种实现该模型的IC优化设计和成品率预测方法,并利用OrCAD/PSpice中的统计分析和电路性能分析的功能和特点,建立了相应的算法。实例表明,该方法及其实现算法是有效的。 Yield of IC is an important factor related with circuit performance , manufacturing cost and income, so the yield and income of IC is an optimization objective to compromise all circuit performance in IC optimization design. The available model of tradeoff optimization of yield and income is improved and a method of IC optimization design and yield forecast is presented. Based on the function and characteristic of statistic analysis and circuit performance analysis in OrCAD/PSpice9, the algorithm of IC optimization design and yield forecast is established. It is illustrated that the model and algorithm are effective.
出处 《微电子学与计算机》 CSCD 北大核心 2005年第4期67-71,共5页 Microelectronics & Computer
基金 陕西省自然科学基金(2002F30) 陕西省教育厅科研计划项目(02JK194)资助
关键词 成品率 效益 优化设计 蒙特卡罗分析 性能综合指数 Yield, Income, Optimization design, Monte carlo analyses, Synthesis performance index
  • 引文网络
  • 相关文献

参考文献4

二级参考文献22

  • 1[4]International Technology Roadmap for Semiconductors 2002 update[ DB/OL ]. tech. Rep, Semiconductor industry association. http://public. itrs. net. 被引量:1
  • 2[5]Jess J. Parametric yield estimation for deep sub-micron VLSI circuits,integrated circuits and systems design[ A]. Proceedings. 15th Symposium on[C]. Porto Allegre, Brazil, 2002. (15) .387 - 388. 被引量:1
  • 3[6]J W Bandler, Chen S H. Circuit optimization:the state of the art [ J ].IEEE Trans Microwave Theory and Techniques, 1988, 36 ( 2 ): 424 -443. 被引量:1
  • 4[7]Martin haugh. Variance reduction (Ⅲ): Important Sampling, Monte Carlo simulation[ DB/OL]. IEOR E4703,2003. http://www. columbia. edu/~ mh2078/MCSspring03/notes09. pdf. 被引量:1
  • 5[8]Keramat M, Kielbasa R. Worst case efficiency of Latin hypercube sampling Monte Carlo (LHSMC) yield estimator of electrical circuits[ A ].Circuits and Systems, IEEE International Symposium[ C ]. Hong Kong,1997.3.1660 - 1663. 被引量:1
  • 6[9]Stephen W Director, Gary D Hachtel. Computationally efficient yield estimation procedures based on simplicial approximatio[ J]. IEEE Trans on CAS, 1978,25(3):121 - 129. 被引量:1
  • 7[10]Hany L Abdel-Malek, Abdel-karim S O Hassan. A boundary gradient search technique and its application in design centering [ J ]. IEEE Trans on CAD,1999,18(11): 1654- 1661. 被引量:1
  • 8[11]Say Wei Foo, Yu Lin. Hybrid method of tolerance design[ A]. Electronics, Circuits and Systems, Proceedings of ICECS' 99 [ C ]. Pafos,Cyprus, 1999.1.557 - 560. 被引量:1
  • 9[12]Zurada J M, Lozowski A, Malinowski A. Yield improvement for GaAs IC manufacturing using neural network inverse modeling[ A ]. Neural Networks, International Conference on[ C]. USA, 1997.2.800 - 805. 被引量:1
  • 10[13]M Conti, P Crippa, S Orcioni, C Turchetti. Parametric yield optimization of MOS IC's affected by device mismatch[A]. Analog Integrated Circuits and Signal Processing [ C ]. Netherlands: Kluwer Academic Publishers,2001.29(3). 181 - 199. 被引量:1

共引文献7

同被引文献11

引证文献3

二级引证文献19

;
使用帮助 返回顶部