期刊文献+

锁相环中高性能电荷泵的设计 被引量:5

Design of High Performance Charge Pumps in Phase Locked Loops
下载PDF
导出
摘要 设计了一种结构新颖的动态充放电电流匹配的电荷泵电路,该电路利用一种放电电流对充电电流的跟随技术,使充放电电流达到较好匹配,同时,在电荷泵中增加差分反相器,提高电荷泵的速度。采用1stsilicon0.25滋mCMOS工艺进行仿真,结果显示:输出电压在0.3-2.2V之间变化时,电荷泵的充放电电流处处相等。 A novel architecture charge pump circuit is proposed, in which the current follow technology is used to make a perfect current matching characteristics,two differential inverters are add to increase CP speed. Simulation results with 1stsilicon 0.25?滋m process show the good current matching characteristics regardless of the charge pump output voltages.
出处 《微电子学与计算机》 CSCD 北大核心 2004年第10期169-171,共3页 Microelectronics & Computer
关键词 锁相环 电荷泵 相位误差 鉴频鉴相器 Phase locked loop, Charge pump, Phase error, Phase/frequency detector
  • 相关文献

参考文献5

  • 1Ian A Young. A PLL clock generator with 5 to 110MHz of lock range for microprocessors[J]. IEEE J. Solid-State Circuits. 1992,27(11):1599-1607. 被引量:1
  • 2Van Paemel M. Analysis of a charge pump PLL: a new model[J]. IEEE Trans. on coummunications. 1994, 42(7):2490-2498. 被引量:1
  • 3Rhee W. Design of high performance CMOS charge pumps in phase locked loop [A].Proc IEEE Iht Symp Circ&Syst.1999, 1:545-548. 被引量:1
  • 4Behzad Razavi. Design of analog CMOS integrated circuits[M]. The Mc-Graw Hill Companies. 2001. 被引量:1
  • 5B J Sheu and C Ht. Switch-induced error voltage on a switched capacitor[J]. IEEE J. Solid-State Circuits. 1984, 19(8):519-525. 被引量:1

同被引文献24

  • 1温显光,解宁,何乐年,徐新民,孙振国.高速PLL电路中的电荷泵电路设计[J].微电子学与计算机,2004,21(12):207-209. 被引量:4
  • 2陈朝阳,陈军,沈绪榜.1.2GHz 0.9mw单片低功耗压控振荡器[J].微电子学与计算机,2005,22(11):124-126. 被引量:3
  • 3Hajimiri A, Lee T H. Design issues in CMOS differential LC oscillators[J ]. IEEE J. Solid- State Circuits, 1999,34 (5) :717 -724. 被引量:1
  • 4Kenneth K O, Park N, Yang D J. 1/f noise of nMOS and pMOS transistors and their implications to design of voltage controlled oscillators[C]// IEEE Radio Frequency Integrated Circuit Symp. Dig. USA: Seattle, 2002:59-62. 被引量:1
  • 5Bhattacharjee J, Mukherjee D, Gebara E, et al. A 5.8 GHz fully integrated low power low phase noise CMOS LC VCO for WLAN applications[C]//IEEE Int. Microwave Symp. Dig. USA: Seattle, 2002 : 585 - 588. 被引量:1
  • 6Danesh M, Long J R, Hadaway R A, et al. A Q- factor enhancement technique for MMIC inductors [C]// IEEE Int. Microwave Symp. Dig. USA: Baltimore, 1998:183 - 186. 被引量:1
  • 7Kral A, Behbahani F, Abidi A A. RF- CMOS oscillators with switched tuning [C]// Proceeding of Custom Integrated Circuits Conference. Santa Clara, CA, 1998:555 - 558. 被引量:1
  • 8Christopher Lam, Behzad Razavi. A 2.6 - GHz/5.2 - GHz frequency synthesizer in 0.4μm CMOS technology [J ]. IEEE J. Solid - State Circuits, 2000,35 (5): 788 - 794. 被引量:1
  • 9RAZAVI B.模拟集成电路设计[M].陈贵灿,译.西安:西安交通大学出版社,2002:312-319. 被引量:2
  • 10[2]Chang R C,Kuo L C.A new low-voltage charge pump circuit for PLL[J].IEEE Circuits and System,2000,5 (5):701-704. 被引量:1

引证文献5

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部