期刊文献+

拥挤度驱动的总体布线层分配算法 被引量:1

Congestion Driven Global Routing Layer Assignment Algorithm
下载PDF
导出
摘要 针对多层布线问题 ,提出以拥挤度为驱动目标 ,完成布线资源的合理分配 ,同时达到布线层资源占用少和通孔数少等优化目标的层分配算法 首先采用启发式方法获得初始分配方案 ,然后通过模拟退火技术优化分配结果 ,最后采用试探策略优化层资源占用 工业实验数据表明 ,该算法能够实现线网层合理分配 。 Aiming at optimal congestion control, assigning proper routing layer resource and meeting other optimization objectives such as the number of layers and vias, a new layer assignment algorithm for multilayer routing problem was proposed The algorithm consists of 3 phases: first, it acquires initial solution by heuristic approach, then optimizes the initial result by simulated annealing and at last, it optimizes resources of routing layer The proposed algorithm was tested with industrial circuits and experimental result shows that the algorithm can accomplish proper layer assignment
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2004年第7期1005-1009,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金 ( 60 1760 16) 国家"八六三"高技术研究发展计划( 2 0 0 2AAIZ14 60 )资助
关键词 布线 层分配 拥挤度 模拟退火算法 routing layer assignment congestion simulated annealing algorithm
  • 相关文献

参考文献14

  • 1Heydari Mohanmad H, Tollis Ioannis G, Xia Chunliang. Improved techniques for MCM layer assignment [A]. In:Proceedings of 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors,Cambridge, MA, 1994. 604~607 被引量:1
  • 2Ho J M, Sarrafzadeh M, et al. Layer assignment for multichip modules [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990, 9(12): 1271 ~ 1277 被引量:1
  • 3Yang Xiaojian, Kasmer Ryan, Sarrafzadeh Majid. Congestion estimation during top-down placement [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2002, 21 (1): 72~80 被引量:1
  • 4Lou Jinan, Thakur Shashidhar, Krishnamoorthy Shankar, et al. Estimating routing congestion using probabilistic analysis [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002, 21 (1): 32~41 被引量:1
  • 5Chang Chin-chih, Cong Jason, Pan Zhigang, et al. Physical hierarchy generation with routing congestion control [A]. In:Proceedings of 2002 International Symposium on Physical Design, Del Mar, CA, 2002. 36~41 被引量:1
  • 6Wang Maogang, Sarrafzadeh H. Modeling and minimization of routing congestion [A]. In: Proceedings of Asia and South Pacific Design Automation Conference 2000, Yokohama, 2000.185~190 被引量:1
  • 7Yu Qiong, Badida Sandeep, Sherwani Naveed. Algorithmic aspects of three dimensional MCM routing [A]. In: Proceedings of the 31st Conference on Design Automation, San Diego, CA,1994. 397~401 被引量:1
  • 8Kahng Andrew B, Stroobandt Dirk. Wiring layer assignment with consistent stage delays [A]. In: Proceedings of SLIP 2000: ACM International Workshop on System-Level Interconnect Prediction, San Diego, CA, 2000. 115~122 被引量:1
  • 9Cong Jason, Madden Patrick H. Performance driven multi-layer general area routing for PCB/MCM designs [A]. In:Proceedings of the 35th Conference on Design Automation, San Francisco, CA, 1998. 356~361 被引量:1
  • 10Saxena Prashant, Liu C L. A performance-driven layer assignment algorithm for multiple interconnect trees [A]. In:Proceedings of International Conference on Computer-Aided Design, San Jose, CA, 1998. 124~127 被引量:1

同被引文献11

  • 1Chang C C, Cong J. An efficient approach to multilayer layer assignment with an application to via minimization [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1999, 18(5): 608-620. 被引量:1
  • 2Saxena P, Liu C L. A performance-driven layer assignment algorithm for multiple interconnect trees [C] //Proceedings of International Conference on Computer-Aided Design, San Jose, 1998:124-127. 被引量:1
  • 3Ciesielski M J. Layer assignment for VLSI interconnect delay minimization [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1989, 8 (6) : 702- 707. 被引量:1
  • 4Saxena P, Liu C L. Optimization of the maximum delay of global interconnects during layer assignment [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2001, 20(4): 503-515. 被引量:1
  • 5Lin I, Chen H. Timing challenges for very deep sub micron (VDSM)IC [J]. VLSI Design, 2002, 15(3) : 557-562. 被引量:1
  • 6Saxena P, Menezes N and its impact on CAD [J] P, et al. Repeater scaling IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2004, 23(4): 451-463. 被引量:1
  • 7Cao Y, Hu C M, Huang X J, et al. Effects of global interconnect optimizations on performance estimation of deep submicron design [C]//Proceedings of the 2000 International Conference on Computer Aided Design, San Jose, 2000:56- 61. 被引量:1
  • 8Maxfield C. Next-generation physical design from Synopsys [OL]. (2005 03-21 ) [2008-03-31]. http://www, soecentral. com/resuhs, asp?EntryID: 12308. 被引量:1
  • 9Wu D, Hu J, Mahapatra R, et al. Layer assignment for crosstalk risk minimization [C] //Proceedings of the Conference on Asia South Pacific Design Automation,Yokohama, 2004:159-162. 被引量:1
  • 10Liu B, Cai Y C, Zhou Q, et al. Layer assignment algorithm for RLC crosstalk minimization [C] //Proceedings of the tional Symposium on Circuits and Systems, Vancouver, 2004:85-88. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部