1[1]Bricaud P J. IP reuse creation for system-on-a-chip design [A]. Proc the IEEE Custom Integrated Circuits [C]. San Diego, CA, USA. 1999. 395-401. 被引量：1
2[2]Gajski D D, Wu A C-H, Chaiyakul V. Essential issues for IP reuse [A]. Proc Design Automation Conf Asia and South Pacific [C]. Yokohama,Japan.2000. 37-42. 被引量：1
3[3]Casseau E. SOC design using behavioral level virtual components [A]. 9th Int Conf Electronics, Circuits and Systems [C]. Dubrovnik, Croatia. 2002. 497-500. 被引量：1
4[4]Cooke L H. VSIA: its advantages from four different perspectives [A]. Proc the IEEE Custom Integrated Circuits Conf [C]. Santa Clara, CA, USA. 1997.107-111. 被引量：1
5[5]Sachs H, Birnbaum M. VSIA technical challenges [A]. Proc the IEEE Custom Integrated Circuits[C].San Diego, CA, USA. 1999. 619-622. 被引量：1
6[6]Birnbaum M, Sachs H. How VSIA answers the SOC dilemma [J]. Computer, 1999; 32 (6): 42-50. 被引量：1
9[9]Ouadjaout S, Albenge M-F, Houzet D. VSIA interface cosynthesis [A]. The First IEEE Int Workshop Electronic Design, Test and Applications [C]. Christchurch, New Zealand. 2002. 43-46. 被引量：1
10[10]Dervisoglu B I. A unified DFT architecture for use with IEEE 1149. 1 and VSIA/IEEE P1500 compliant test access controllers [A]. Design Automation Conf [C]. Las Vegas, NV, USA. 2001. 53-58. 被引量：1
7BENSO A,CARLO S D,PRINETYO P, et al.IEEE Stan- dard 1500 Compliance Verification for Embedded Cores[J] IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2008,16(4) : 397-407. 被引量：1
