1ABHISHEK R,MONCEF K,JEAN T.Modeling IC snapback characteristics under electrostatic discharge stress. IEEE transactions onElectromagnetic Compatibility . 2009 被引量:1
2Standand Test Method for Electrostatic Discharge Sensitivity Testing-Human Body Model (HBM)-Component Level. STM 5.1-2007 . 被引量:1
3Electrostatic Discharge (ESD)Sensitivity Testing Human Body Model (HBM). JESD 22-A114-E . 被引量:1
4Human Body Model Electrostatic Discharge Test. AEC-Q 100-002-D . 被引量:1
5Amerasekera E A,Campbell D S.An investigation of the nature and mechanisms of ESD damage in nMOS transistors. Solid State Electronics . 1998 被引量:1
6Colvin J.The identification and analysis of latent ESD damages on CMOS input gates. Journal of Electrostatics . 1994 被引量:1
7Wunsch D C,Bell R R.Determination of threshold failure levels of semiconductor diodes and transistors due to pulse power voltages. IEEE Transactions on Nuclear Science . 1968 被引量:1
8Test Methods and Procedures for Microelectronics. MIL-STD-883G . 被引量:1