提出一种低电压应力的Buck变换器。该变换器能在整个负载范围内实现所有开关管的零电流开关(zero current switching,ZCS)和所有无源开关管的零电压开关(zero voltage switching,ZVS),而且通过无源箝位电路彻底地消除了所有开关管的电...提出一种低电压应力的Buck变换器。该变换器能在整个负载范围内实现所有开关管的零电流开关(zero current switching,ZCS)和所有无源开关管的零电压开关(zero voltage switching,ZVS),而且通过无源箝位电路彻底地消除了所有开关管的电压尖峰;此外,所有开关管的电流应力都很小。该文详细分析了该变换器的工作原理以及箝位支路的作用机理,并通过状态空间平均法分析了该变换器的稳态和动态特性,最后在一台1200W的原理样机上进行实验验证,并给出实验结果。展开更多
A buck DC/DC switching regulator is implemented by automatically altering the modulation mode according to the load current that ranges from 0.01 to 3A. The pseudo-PFM mode is applied when duty cycle is less than 20% ...A buck DC/DC switching regulator is implemented by automatically altering the modulation mode according to the load current that ranges from 0.01 to 3A. The pseudo-PFM mode is applied when duty cycle is less than 20% ,and the PWM mode is selected in a range of duty cycle from 20% to 100%. The average conversion efficiency of the regulator is about 90% when the output current varies. The proposed dual-mode-control die is implemented in a 0.5μm DPDM CMOS mixed-signal process and a power p-MOSFET is used in the chip by hybrid integration.展开更多
A high-efficiency low-noise power solution for a dual-channel GNSS RF receiver is presented. The power solution involves a DC-DC buck converter and a followed low-dropout regulator （LDO）. The pulsewidth-modulation ...A high-efficiency low-noise power solution for a dual-channel GNSS RF receiver is presented. The power solution involves a DC-DC buck converter and a followed low-dropout regulator （LDO）. The pulsewidth-modulation （PWM） control method is adopted for better noise performance. An improved low-power highfrequency PWM control circuit is proposed, which halves the average quiescent current of the buck converter to 80 μA by periodically shutting down the OTA. The size of the output stage has also been optimized to achieve high efficiency under a light load condition. In addition, a novel soft-start circuit based on a current limiter has been implemented to avoid inrush current. Fabricated with commercial 180-nm CMOS technology, the DC-DC converter achieves a peak efficiency of 93.1% under a 2 MHz working frequency. The whole receiver consumes only 20.2 mA from a 3.3 V power supply and has a noise figure of 2.5 dB.展开更多
The improved current-doubler-rectifier zero-voltage-switching PWM full-bridge converter (CDR ZVS PWM FB converter) achieves ZVS for the switches in a wide load range with the use of the energy stored in the output fil...The improved current-doubler-rectifier zero-voltage-switching PWM full-bridge converter (CDR ZVS PWM FB converter) achieves ZVS for the switches in a wide load range with the use of the energy stored in the output filter inductances, and the rectifier diodes commute naturally, therefore no oscillation and voltage spike occurs. The transformer needs no special manufacture method to limit the leakage inductance. The ZVS achievement and the design considerations for the output filter inductances and the blocking capacitor are discussed for the improved CDR ZVS PWM FB converter. A 540 W prototype converter is built in the lab to verify the operational principle and design considerations for the improved converter, the experimental results are also included.展开更多
文摘本文针对嵌入式应用中PWM(Pulse-WidthModulation)方式DAC(Digita-l to-Analog Converter)和独立DAC芯片选择问题,提出了通过插值方式和多PWM组合方式提高PWM方式DAC分辨率的方法;分析了PWM信号频谱,提出了模拟滤波器设计原则与方法.以MCU(Micro Control Unit)的PWM通道方式实现DAC,经过数据分析证明此方法稳定可靠.
文摘提出一种低电压应力的Buck变换器。该变换器能在整个负载范围内实现所有开关管的零电流开关(zero current switching,ZCS)和所有无源开关管的零电压开关(zero voltage switching,ZVS),而且通过无源箝位电路彻底地消除了所有开关管的电压尖峰;此外,所有开关管的电流应力都很小。该文详细分析了该变换器的工作原理以及箝位支路的作用机理,并通过状态空间平均法分析了该变换器的稳态和动态特性,最后在一台1200W的原理样机上进行实验验证,并给出实验结果。
文摘A buck DC/DC switching regulator is implemented by automatically altering the modulation mode according to the load current that ranges from 0.01 to 3A. The pseudo-PFM mode is applied when duty cycle is less than 20% ,and the PWM mode is selected in a range of duty cycle from 20% to 100%. The average conversion efficiency of the regulator is about 90% when the output current varies. The proposed dual-mode-control die is implemented in a 0.5μm DPDM CMOS mixed-signal process and a power p-MOSFET is used in the chip by hybrid integration.
文摘A high-efficiency low-noise power solution for a dual-channel GNSS RF receiver is presented. The power solution involves a DC-DC buck converter and a followed low-dropout regulator （LDO）. The pulsewidth-modulation （PWM） control method is adopted for better noise performance. An improved low-power highfrequency PWM control circuit is proposed, which halves the average quiescent current of the buck converter to 80 μA by periodically shutting down the OTA. The size of the output stage has also been optimized to achieve high efficiency under a light load condition. In addition, a novel soft-start circuit based on a current limiter has been implemented to avoid inrush current. Fabricated with commercial 180-nm CMOS technology, the DC-DC converter achieves a peak efficiency of 93.1% under a 2 MHz working frequency. The whole receiver consumes only 20.2 mA from a 3.3 V power supply and has a noise figure of 2.5 dB.
文摘The improved current-doubler-rectifier zero-voltage-switching PWM full-bridge converter (CDR ZVS PWM FB converter) achieves ZVS for the switches in a wide load range with the use of the energy stored in the output filter inductances, and the rectifier diodes commute naturally, therefore no oscillation and voltage spike occurs. The transformer needs no special manufacture method to limit the leakage inductance. The ZVS achievement and the design considerations for the output filter inductances and the blocking capacitor are discussed for the improved CDR ZVS PWM FB converter. A 540 W prototype converter is built in the lab to verify the operational principle and design considerations for the improved converter, the experimental results are also included.
