期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
Adder design using a 5-input majority gate in a novel “multilayer gate design paradigm” for quantum dot cellular automata circuits 被引量:2
1
作者 Rohit Kumar Bahniman Ghosh Shoubhik Gupta 《Journal of Semiconductors》 EI CAS CSCD 2015年第4期95-103,共9页
This paper proposes a novel design paradigm for circuits designed in quantum dot cellular automata (QCA) technology. Previously reported QCA circuits in the literature have generally been designed in a single layer ... This paper proposes a novel design paradigm for circuits designed in quantum dot cellular automata (QCA) technology. Previously reported QCA circuits in the literature have generally been designed in a single layer which is the main logical block in which the inverter and majority gate are on the base layer, except for the parts where multilayer wire crossing was used. In this paper the concept of multilayer wire crossing has been extended to design logic gates in multilayers. Using a 5-input majority gate in a multilayer, a 1-bit and 2-bit adder have been designed in the proposed multilayer gate design paradigm. A comparison has been made with some adders reported previously in the literature and it has been shown that circuits designed in the proposed design paradigm are much more efficient in terms of area, the requirement of QCA cells in the design and the input-output delay of the circuit. Over all, the availability of one additional spatial dimension makes the design process much more flexible and there is scope for the customizability of logic gate designs to make the circuit compact. 展开更多
关键词 multilayer gate design QCA ADDERS MUX 5-input majority voter
原文传递
基于QCA的五输入Majority门设计及应用 被引量:2
2
作者 李俊文 夏银水 《电子学报》 EI CAS CSCD 北大核心 2019年第2期404-409,共6页
Majority门作为多数逻辑电路的基本逻辑单元,其性能直接影响整体电路的质量.使用量子元胞自动机(QCA)设计Majority门具有结构简单的优点.本文提出了一种三层电路实现五输入Majority门的设计,并以此设计了全加器,进一步应用于多位加法器... Majority门作为多数逻辑电路的基本逻辑单元,其性能直接影响整体电路的质量.使用量子元胞自动机(QCA)设计Majority门具有结构简单的优点.本文提出了一种三层电路实现五输入Majority门的设计,并以此设计了全加器,进一步应用于多位加法器和乘法器中,与已发表的电路设计比较表明,其版图使用面积和元胞数有明显的减少,加法器元胞数和面积改进最高可达43%和87. 2%,乘法器元胞数和面积改进最高可达48. 2%和100%. 展开更多
关键词 量子元胞自动机 多电路层设计 五输入Majority门 全加器 乘法器
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部