期刊文献+

一种双节点翻转加固的RS触发器 被引量:1

A Two-Node Upset Hardened RS Flip-Flop
下载PDF
导出
摘要 随着IC集成度的不断提高,电路中单粒子引起的多节点翻转现象愈加频繁。为了解决该问题,提出了一种可对两个电压节点翻转完全免疫的RS触发器电路。基于双互锁存储单元结构,设计了一个冗余度为4的前置RS触发器。将不相邻的两个输出节点连接到一个改进型C单元电路中,屏蔽了错误电压,最终输出电压不受单粒子翻转的影响。该RS触发器采用0.25μm2P4M商用标准CMOS工艺实现。对RS触发器中任意两个电路节点同时分别注入两个单粒子事件,进行了抗单粒子翻转的可靠性验证。Spectre仿真结果表明,该RS触发器能完全对两个单粒子事件免疫。与已发表的辐射加固触发器相比,该触发器采用的晶体管个数减少了20.8%,功耗降低了21.3%。 The multiple-node upset led by a single particle occurs more frequently,as the CMOS transistors' feature size becomes smaller and more transistors are integrated in the same area.In order to solve this problem,a novel RS flip-flop was proposed,which was immune to two-node.upset.Based on the dual interlocked cell,a pre-RS flip-flop with redundancy of four was designed.Two of its isolated output nodes were connected to an improved C- element circuit,which could shield final outputs from the influence of error signals.The proposed circuit was implemented in a 0.25 μm 2P4M commercial standard CMOS process.Two events were simultaneously injectedinto two circuit nodes respectively,and the reliability against the single event upset effect of the proposed flip-flop was verified.The results simulated by Spectre demonstrated that the proposed circuit was immune to two-node upset. Compared with that of a reported circuit,the transistor number and power dissipation of the proposed circuit were decreased by 20.8%and 21.3%respectively.
作者 王佳 李萍 郑然 魏晓敏 胡永才 WANG Jia;LI Ping;ZHENG Ran;WEI Xiaomin;HU Yongcai(College of Computer Science,Northwestern Polytechnical University,Xi'an 710072,P.R.China;University of Strasbourg,Strasbourg 67037,France)
出处 《微电子学》 CAS CSCD 北大核心 2018年第6期779-783,共5页 Microelectronics
基金 国家自然科学基金资助项目(61504108 61504109 11705148) 中央高校基本科研业务费专项资金项目(3102017zy028) 陕西省自然科学基金资助项目(2017JM6084)
关键词 单粒子效应 多节点翻转 辐射加固 RS触发器 single event effect multiple-node upset radiation hardness RS flip-flop
  • 相关文献

参考文献2

二级参考文献16

  • 1BAUMANN R C. Radiation-induced soft errors inadvanced semiconductor technologies [J]. IEEE TransDev Mater Reliab, 2005, 5(3): 305-316. 被引量:1
  • 2HEIJMEN T, ROCHE P,GASIOT G,et al. Acomprehensive study on the soft-error rate of flip-flopsfrom 90-nm production libraries [J]. IEEE Trans Dev& Mater Reliab, 2007,7(1) ; 84-96. 被引量:1
  • 3HUANG Zhengfeng. A high performance SEU-tolerant latch for nanoscale CMOS technology [C] //Proceed Conf Exhib Des,Autom & Test. Dresden,Germany. 2014 : 1-5. 被引量:1
  • 4CALIN T, NICOLAIDIS M, VELAZCO R. Upsethardened memory design for submicron CMOStechnology [J]. IEEE Trans Nucl Sci, 1996,43(6):2874-2878. 被引量:1
  • 5ZHAO Y,DEY S. Separate dual-transistor registers:a circuit solution for on-line testing of transient error inUDSM—IC [C] // 9th IEEE Int On-line Test Symp.2003: 7-11. 被引量:1
  • 6OMANA M, ROSSI D, METRA C. Latchsusceptibility to transient faults and new hardeningapproach [J]. IEEE Trans Comput,2007,56(9):1255-1268. 被引量:1
  • 7LIN S,KIM Y B,LOMBARDI F. Design andperformance evaluation of radiation hardened latchesfor nanoscale CMOS [J]. IEEE Trans Very LargeScale Integr Syst, 2011,19(7) ; 1315-1319. 被引量:1
  • 8FAZELI M, PATOOGHY A,MIREMADI S G,etal. Feedback redundancy: a power aware efficientSEU-tolerant latch design for deep sub-microntechnologies [C] // 37th Annu IEEE/IFIP Int ConfDepend Syst & Networks. Edinburgh, UK. 2007 :276-285. 被引量:1
  • 9OMANA M, ROSSI D, METRA C. High-Performance Robust latches [ J ]. IEEE TransComput, 2010,59(11) : 1455-1465. 被引量:1
  • 10RAJAEI R,TABANDEH M, RASHIDIAN B. Singleevent upset immune latch circuit design using C-element [C] // IEEE 9th Int Conf ASIC. Xiamen,China. 2011: 252-255. 被引量:1

共引文献7

同被引文献10

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部