期刊文献+

一种基于0.18μm CMOS工艺的上电复位电路 被引量:5

A Power-on Reset Circuit Based on 0.18 μm CMOS Process
下载PDF
导出
摘要 介绍了一种采用0.18μm CMOS工艺制作的上电复位电路。为了满足低电源电压的设计要求,采用低阈值电压(约0V)NMOS管和设计的电路结构,获得了合适的复位电压点;利用反馈结构加速充电,提高了复位信号的陡峭度;利用施密特触发器,增加了电路的迟滞效果。电路全部采用MOS管设计,大大缩小了版图面积。该上电复位电路用于一种数模混合信号芯片,采用0.18μm CMOS工艺进行流片。芯片样品电路测试表明,该上电复位电路工作状态正常。 A power-on reset(POR) circuit based on 0.18 μm CMOS process was presented.To meet the design target of low supply voltage,low threshold voltage(≈0 V) NMOS transistors were used,and optimized circuit structure was designed to obtain the desired reset voltage point.In this circuit,feedback structure was employed to obtain charge boosting for steep reset signal,and Schmitt trigger was used to achieve hysteresis.The circuit was composed of MOS transistors,so the layout size was small.The POR circuit was used as a sub-circuit in a mixed signal IC,which was fabricated in 0.18 μm CMOS IC process.Test results showed that the POR circuit operated normally.
出处 《微电子学》 CAS CSCD 北大核心 2012年第2期238-241,共4页 Microelectronics
基金 国家自然科学基金资助项目(60906009 61176030) 中国博士后科学基金资助项目(20090451423) 重庆市科委基金资助项目(CSTC2010AA2004)
关键词 上电复位电路 低阈值电压 CMOS NMOS Power-on reset circuit Low threshold voltage CMOS NMOS
  • 相关文献

参考文献5

  • 1YASUDA T R,YAMAMOTO M,NISHI T.A power-on reset pulse generator for low voltage application[C]//IEEE Int Symp Circ and Syst.Sydney,NSW,Australia.2001,4:599-601. 被引量:1
  • 2YASUDA T,YAMAMOTO M.An on-chip power-onreset circuit for low voltage technology[J].IEICETrans Fundam,2002,85(2):734-743. 被引量:1
  • 3CHEN K-H,LO Y-L.A fast-lock DLL with power-on reset circuit[C]//Proc Int Symp Circ Syst.2004,4:357-360. 被引量:1
  • 4YEN W C,CHEN H W,LIN Y T.A precision CMOSpower-on-reset circuit with power noise immunity for low-voltage technology[J].IEICE Trans Elec,2004,E87-C(5):778-784. 被引量:1
  • 5KHAN Q A,SIDDHARTHA G K.A sequence inde-pendent power-on-reset circuit for multi-voltage sys-tems[C]//Proc 2006IEEE Int Symp Circ and Syst.Island of Kos,Greece.2006:1271-1274. 被引量:1

同被引文献28

  • 1高明伦,张红莉,徐诺.一种基于比较器的新型片内上电复位电路的实现[J].中国集成电路,2004,13(8):31-35. 被引量:7
  • 2李建中,魏同立.一种CMOS动态闩锁电压比较器的优化设计[J].电路与系统学报,2005,10(2):48-52. 被引量:6
  • 3Behzad Razavi.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003. 被引量:13
  • 4YASUDA T, YAMAMOTO M, NISHI T. A power-on reset pulse generator for low voltage applications [C]// IEEE International Symposium on Circuits and Systems. [S.l.] : IEEE, 2006 (4) .. 599-601. 被引量:1
  • 5LAI Xin-quan, YU Wei-xue, LI Gang, et al. A low quiescent current and reset time adjustable power-on reset circuit [C]// ASICON 2005 6th International Conference On ASIC. Shanghai, China .. ASICON, 2005 (2) .. 559-562. 被引量:1
  • 6LAZAR A, FLOREA M, BURDIA D. A bandgap reference circuit design for power-on reset related circuits [C]// International Symposium on Signals, Circuits and Systems. [S.l.] : ISSCS, 2009 .. 1-4. 被引量:1
  • 7TANZAWA T. A process- and temperature-tolerant power-on reset circuit with a flexible detection level higher than the bandgap voltage [C]//IEEE International Symposium on Circuits and Systems. [S.I.] : IEEE, 2008 : 2302-2305. 被引量:1
  • 8LE Huy-Binh, DO Xuan-Dien, LEE Sang-Gug, et al. A long reset- time power-on reset circuit with brown-out detection capability [J]. IEEE Transactions on Circuits and Systems II .. Express Briefs, 2011, 58(11): 778-782. 被引量:1
  • 9KATYAL A, BANSAL N. A self-biased current source based power-on reset circuit for on-chip applications [C]// 2006 International Symposium on VLSI Design, Automation and Test. [S.I.] : [s.n.], 2006 : 1-4. 被引量:1
  • 10KALANTI A, AALTONEN L, PAAVOLA M. A power-on reset with accurate hysteresis [C]. 2010 12th Biennial Baltic Electronics Conference. Tallinn : [s.n.], 2010 : 119-120. 被引量:1

引证文献5

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部