期刊文献+

锁相环电荷泵稳定性研究 被引量:6

Research on Stability of PLL Charge Pump
下载PDF
导出
摘要 建立了锁相环中电荷泵模型,对比无补偿和Cr补偿下电路的稳定裕度,提出了一种新的改善电荷泵稳定性的RcCc补偿方法,应用这种方法设计了一款高摆幅、低电流失配的电荷泵。电路采用HJTC0.18μm CMOS工艺实现,应用于3.5 GHz的锁相环频率综合器,电源电压1.8 V,输出电流100μA,输出电压0.4-1.4 V时,后仿的电流失配在1%以下,相位裕度达74°,版图面积130μm×80μm。 A stability model of charge pump was built, and the stability of charge pump between no compensation and Creompensation was compared. A new method called RcCc compensation was proposed to improve the stability of charge pump. The method was utilized to achieve a charge pump with large dynamic range and low current mismatch. The circuit was implemented in HJTC 0.18 μm CMOS process and was used in a 3.5 GHz PLL frequency-synthesizer. The charge pump provides 100 μA output current and has a below 1% current mismatch, 0.4 - 1.4 V output dynamic range with 1.8 V power supply. Phase margin of the charge pump is 74° and the area of layout is 130 μm × 80 μm.
作者 吴永俊 叶青
出处 《半导体技术》 CAS CSCD 北大核心 2008年第6期510-513,共4页 Semiconductor Technology
基金 中国科学院创新项目基金
关键词 电荷泵 电流失配 稳定性补偿 charge oumo current mismatch compensation of stability
  • 相关文献

参考文献4

  • 1RHEE W. Design of high-performance CMOS charge pumps in phase-locked loops [ C ] // Proc of the IEEE Int Syrup on Circuits and Systems. Orlando, FL, USA, 1999(2) : 545-548. 被引量:1
  • 2SAMAVATI H, RATEGH H R, LEE T H. A fully-integrated 5GHz CMOS wireless-LAN receiver[ C]//Digest of Technical Papers ISSCC. San Francisco, CA, USA, 2001 : 208-209. 被引量:1
  • 3RATEGH H. Low power CMOS frequency division and synthesis at multi-GHz frequencies [ D ]. Stanford, California: Department of Electronic Engineering, 2001. 被引量:1
  • 4ALLEN P E, HOLBERG D R. CMOS analog circuit design(2nd Edition) [ M ]. UK: Oxford University Press, 2002. 被引量:1

同被引文献26

  • 1王烜,来金梅,孙承绶,章倩苓.用于高速PLL的CMOS电荷泵电路[J].复旦学报(自然科学版),2005,44(6):929-934. 被引量:13
  • 2曾健平,谢海情,晏敏,曾云.新型全差分电荷泵设计[J].微电子学与计算机,2006,23(7):134-136. 被引量:5
  • 3Razavi B. Design of Analog CMOS Integrated Circuits [M]. Boston, MA, USA: McGraw-Hill, 2001: 549- 561. 被引量:1
  • 4Woogen Rhee. Design of high-performance CMOS charge pumps in phase-locked loops [C]. IEEE ISCASr 99 Orlando, FL, USA: 1999, 2 : 545-548. 被引量:1
  • 5Jae Shin Lee, Min Sun Keel, Shin II Lira, et al. Charge pump with perfect current matching characteristics in phase-Locked loops [J]. Electronics Letters, 2000, 36(23): 1907-1908. 被引量:1
  • 6Mohamad El-Hage, Fei Yuan. Architectures and design considerations of CMOS charge pumps for phaselocked loops [C]. IEEE CCECE 2003, Montreal,2003, 1:223-226. 被引量:1
  • 7Esdras Juarez-Hernandez, Alejandro Diaz-Sanchez. A novel CMOS charge-pump circuit with positive feed- back for PLL applications[C]. ICECS 2001, Malta, 2001, 1: 349-352. 被引量:1
  • 8Wang Xuan, Lai Jinmei, Sun Chengshou. A novel CMOS charge pump circuit for high speed PLL appli- cation [J]. Journal of Fudan University (Natural Science) ,2005,44 (6) :930-933. 被引量:1
  • 9Lee T H, Samavati H, Rategh H R. 5 GHz CMOS Wireless LANs [J].IEEE Transactions on Microwave Theory and Techniques, 2002, 50(1): 268- 280. 被引量:1
  • 10毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2002. 被引量:34

引证文献6

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部