期刊文献+

D类音频功放芯片输出级电路的设计

Design output stage for ClassD audio amplifier chip
下载PDF
导出
摘要 在D类功放中,输出功率管有比较大的容性负载,会严重影响芯片的输出效能,本文基于Win-bond0.5μ CMOS工艺设计了一种适用于D类音频功放的驱动电路,在前置驱动级加入时钟控制信号,实现逻辑控制功能;合理设置功率管输出的死区时间,避免了功率管的同时导通,提升了电路的工作效率、改善了总谐波失真(THD)和毛刺电压。 In ClassD audio power amplifier, there is a large parasitic capacitor with output power mosfets, which will seriously affect the performance of the chip. Based on the process of Winbond05 μ CMOS, this paper presents a driver circuit for the ClassD audio power amplifier. In the predriver stage, the clock signal is added to achieve the function of control logic. The proper deadtime is set to avoid the power mosfets ( NMOS&PMOS ) conduction at the same time, it will increase the efficiency of the circuit, with the improvement of the THD ( Total Harmonic Distortion ) and voltage spike.
出处 《中国集成电路》 2008年第4期58-62,共5页 China lntegrated Circuit
关键词 D类音频功放 输出级 功率管 桥接负载 ClassD audio power amplifier output level power mosfets BTL.
  • 相关文献

参考文献3

  • 1[4]Texas Instrument,2.5-W mono filter-free Class-D audio power amplifier,,July.2006; 被引量:1
  • 2[5]V.Barkhordarian,Power MOSFET Basics,Irf com-pany; 被引量:1
  • 3[6]M.Berkhout,"A class-D output stage with zero dead time,"in IEEE ISSCC Dig.Tech.Papers,Feb.2003,PP.134-135. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部